


# GM3(B) Pacino Intel Discrete & UMA Block Diagram

VER : 3A



**QUANTA COMPUTER**

Title: Schematic Block Diagram1

Size: Document Number GM3 Rev 2B

Date: Monday, March 24, 2008 Sheet 1 of 62

Table of Contents


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	VGA
25	HDMI
26	LCD connector
27	CRT
28	Card reader PCI interface
29	Card reader & 1394
30	Express card & card reader conn.
31	SIO
32	Flash/RTC
33	WWAN/WPAN
34	WLAN
35	USB port
36	SATA HDD & ODD
37	TP/KB/MB/CIR
38	switch/LED
39	FAN/Thermal
40-41	Audio/CONN.
42-43	Docking Conn/Q-Switch
44	System Reset Circuit
45-46	Screw hole & Charger
47	Blank page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA power circuit
51	CPU_ISL6266 (2phase)
52	D/D ISL6237 3.3V/5V
53	RUN Power Switch
54	DCIN,Batt
55	EMI CAP
56	SMBUS BLOCK
57	Power statu & Block diagram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,48,49,50,51,52,55	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,13,26,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53,55	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,25,26,27,28,30,33,34,36,38,39,40,41,42,53,55	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,24,25,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,55	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,37,48,55	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.5V	4,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	37,38,52,53	LED power source	LDO output	

GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	46	
⏚ AGND_0.9V	49	
⏚ AGND_DC/DC	52	
⏚ AGND_DC2	48	
⏚ AGND_DDR	49	
⏚ AGND_ISL6260	51	
⏚ GND	ALL	







Layout Note:  
Place R421  
close to  
CPU.

Layout Note:  
Place voltage  
divider within  
0.5" of GTLREF  
pin


Note:  
H\_DPRTSTP need to daisy chain  
from ICH8 to IMPV6 to CPU.



For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0


**Populate ITP700Flex for bringup**



Layout Note:  
Place couple 0.1uF Decoupling caps with in 0.1" ITP connector.

Layout nopte:  
Place R412, R354, R408, R409, R350  
and R406 close to CPU

ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VIT	Within 2.0" of the ITP
TMS	39 ohm +/- 5%	VIT	Within 2.0" of the ITP
TRST#	680 ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 5%	GND	Within 2.0" of the ITP
TDO	Open	VIT	Within 2.0" of the ITP
ITP_EN	R268 Depop	+3VRUN	Close to CK410M Pin8









Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.




**QUANTA COMPUTER**

Title: Merom Processor (HOST BUS)


Size: Document Number GM3 Rev 2B

Date: Monday, March 24, 2008 Sheet 3 of 62






Layout Note:  
H\_RCOMP trace should be  
10-mil wide with 20-mil  
spacing.




Layout Note:  
Place the 0.1 uF  
decoupling capacitor  
within 100 mils from  
GMCH pins.



HOST

**U45 QCI PN**  
**DIS**  
**AJSLA5U0T11**  
**UMA**  
**AJSLA5T0T13**






































Santa Rosa Platform MOW Wn15  
For 4Gb DRAM support,  
change Pin-B729 to DDR\_A\_Ma14,  
change Pin-B224 to DDR\_B\_Ma14.




Layout Note:  
Location of all MCH\_CFG strap  
resistors needs to be close to  
minimize stub.







13 PM\_BMBSU#  
3.11.15 H\_DPRSTP#  
15 PM\_EXTTS#0  
15 PM\_EXTTS#1  
13.44 CH\_PWRGSD  
13.51 DPRSLPVR



CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low=Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIe Concurrent Operation	Low=Only SDVO or PCIeI1 is operational (default) High=SDVO and PCIeI1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present



File: Crestline (VGA.DMI)  
Size: Document Number  
Date: Monday, March 24, 2008  
Sheet: 6 of 62  
Rev: 2B



















**QUANTA COMPUTER**

Title: Crestline (DDR2)

Size: Document Number GM3	Rev: 2B
---------------------------	---------

Date: Monday, March 24, 2008 Sheet 7 of 62

















**QUANTA COMPUTER**




Title: Crestline (VCC,NCTF)

Size	Document Number	Rev
	GM3	2B

Date: Monday, March 24, 2008 Sheet 8 of 62










**QUANTA  
COMPUTER**

Title Crestline (VSS)		
Size GM3	Document Number	Rev 2B
Date: Monday, March 24, 2008	Sheet 10	of 62




ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)		
ICH_INTVRMEN	Low = Internal VR Disabled	High = Internal VR Enabled(Default)






ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)		
ICH_LAN100_SLP	Low = Internal VR Disabled	High = Internal VR Enabled(Default)




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respectively. Basically, keep the same distance from T for all series termination resistors.


















Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.



XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1





**QUANTA COMPUTER**















Title: ICH8-M (USB,DMI,PCIE,PCI)


Size: GM3

Document Number: Rev 2B

Date: Monday, March 24, 2008 Sheet 12 of 62

Reserved for 16 EMI. Place resistor and cap close to ICH.





**Non-iAMT**  
R783 100  
D30  
SDMK0340L-7-F  
+5V\_RUN 1  
+3.3V\_RUN 2  
+ICH\_V5REF\_RUN  
C616 1U  
C618 0.1U  
C629 0.1U


**FB 330ohm+25% 100mHz**  
**1.5A 0.09 ohm DC**  
L62 805 BLM21PG331SN1D  
+1.5V\_RUN  
+1.5V\_PCIE\_ICH  
C957 220U  
C619 22U  
C604 22U  
C615 2.2U  
7343 1206 1206 805

**10uH+-20% 100mA**  
+VCCSATPLL  
R769 805  
L84 10uH  
C901 1U  
C571 10U  
+1.5V\_RUN  
+1.5V\_RUN  
+1.5V\_RUN  
603 603

**Non-iAMT**  
Place C625 close to A24  
C625 0.1U  
+1.5V\_RUN

**Non-iAMT**  
+3.3V\_RUN  
T68 PAD  
T67 PAD  
TP\_VCCSUSLAN1  
TP\_VCCSUSLAN2  
C606 0.1U  
C631 4.7U  
+1.5V\_PCIE\_ICH  
+3.3V\_RUN  
6.3

- VCCRTC
- V5REF[1]
- V5REF[2]
- V5REF\_SUS
- VCC1\_5\_B[01]
- VCC1\_5\_B[02]
- VCC1\_5\_B[03]
- VCC1\_5\_B[04]
- VCC1\_5\_B[05]
- VCC1\_5\_B[06]
- VCC1\_5\_B[07]
- VCC1\_5\_B[08]
- VCC1\_5\_B[09]
- VCC1\_5\_B[10]
- VCC1\_5\_B[11]
- VCC1\_5\_B[12]
- VCC1\_5\_B[13]
- VCC1\_5\_B[14]
- VCC1\_5\_B[15]
- VCC1\_5\_B[16]
- VCC1\_5\_B[17]
- VCC1\_5\_B[18]
- VCC1\_5\_B[19]
- VCC1\_5\_B[20]
- VCC1\_5\_B[21]
- VCC1\_5\_B[22]
- VCC1\_5\_B[23]
- VCC1\_5\_B[24]
- VCC1\_5\_B[25]
- VCC1\_5\_B[26]
- VCC1\_5\_B[27]
- VCC1\_5\_B[28]
- VCC1\_5\_B[29]
- VCC1\_5\_B[30]
- VCC1\_5\_B[31]
- VCC1\_5\_B[32]
- VCC1\_5\_B[33]
- VCC1\_5\_B[34]
- VCC1\_5\_B[35]
- VCC1\_5\_B[36]
- VCC1\_5\_B[37]
- VCC1\_5\_B[38]
- VCC1\_5\_B[39]
- VCC1\_5\_B[40]
- VCC1\_5\_B[41]
- VCC1\_5\_B[42]
- VCC1\_5\_B[43]
- VCC1\_5\_B[44]
- VCC1\_5\_B[45]
- VCC1\_5\_B[46]
- VCC3\_3[01]
- VCC3\_3[02]
- VCC3\_3[03]
- VCC3\_3[04]
- VCC3\_3[05]
- VCC3\_3[06]
- VCC3\_3[07]
- VCC3\_3[08]
- VCC3\_3[09]
- VCC3\_3[10]
- VCC3\_3[11]
- VCC3\_3[12]
- VCC3\_3[13]
- VCC3\_3[14]
- VCC3\_3[15]
- VCC3\_3[16]
- VCC3\_3[17]
- VCC3\_3[18]
- VCC3\_3[19]
- VCC3\_3[20]
- VCC3\_3[21]
- VCC3\_3[22]
- VCC3\_3[23]
- VCC3\_3[24]
- VCC3\_3[25]
- VCC3\_3[26]
- VCC3\_3[27]
- VCC3\_3[28]
- VCC3\_3[29]
- VCC3\_3[30]
- VCC3\_3[31]
- VCC3\_3[32]
- VCC3\_3[33]
- VCC3\_3[34]
- VCC3\_3[35]
- VCC3\_3[36]
- VCC3\_3[37]
- VCC3\_3[38]
- VCC3\_3[39]
- VCC3\_3[40]
- VCC3\_3[41]
- VCC3\_3[42]
- VCC3\_3[43]
- VCC3\_3[44]
- VCC3\_3[45]
- VCC3\_3[46]
- VCCCHDA
- VCCSUS1\_05[1]
- VCCSUS1\_05[2]
- VCCSUS1\_5[1]
- VCCSUS1\_5[2]
- VCCSUS3\_3[01]
- VCCSUS3\_3[02]
- VCCSUS3\_3[03]
- VCCSUS3\_3[04]
- VCCSUS3\_3[05]
- VCCSUS3\_3[06]
- VCCSUS3\_3[07]
- VCCSUS3\_3[08]
- VCCSUS3\_3[09]
- VCCSUS3\_3[10]
- VCCSUS3\_3[11]
- VCCSUS3\_3[12]
- VCCSUS3\_3[13]
- VCCSUS3\_3[14]
- VCCSUS3\_3[15]
- VCCSUS3\_3[16]
- VCCSUS3\_3[17]
- VCCSUS3\_3[18]
- VCCSUS3\_3[19]
- VCCSUS3\_3[20]
- VCCSUS3\_3[21]
- VCCSUS3\_3[22]
- VCCSUS3\_3[23]
- VCCSUS3\_3[24]
- VCCSUS3\_3[25]
- VCCSUS3\_3[26]
- VCCSUS3\_3[27]
- VCCSUS3\_3[28]
- VCCSUS3\_3[29]
- VCCSUS3\_3[30]
- VCCSUS3\_3[31]
- VCCSUS3\_3[32]
- VCCSUS3\_3[33]
- VCCSUS3\_3[34]
- VCCSUS3\_3[35]
- VCCSUS3\_3[36]
- VCCSUS3\_3[37]
- VCCSUS3\_3[38]
- VCCSUS3\_3[39]
- VCCSUS3\_3[40]
- VCCSUS3\_3[41]
- VCCSUS3\_3[42]
- VCCSUS3\_3[43]
- VCCSUS3\_3[44]
- VCCSUS3\_3[45]
- VCCSUS3\_3[46]
- VCCCLAN1\_05[1]
- VCCCLAN1\_05[2]
- VCCCLAN3\_3[1]
- VCCCLAN3\_3[2]
- VCCGLANPLL
- VCCGLAN1\_5[1]
- VCCGLAN1\_5[2]
- VCCGLAN1\_5[3]
- VCCGLAN1\_5[4]
- VCCGLAN1\_5[5]
- VCCGLAN3\_3
- VCCCL1\_05
- VCCCL1\_5
- VCCCL3\_3[1]
- VCCCL3\_3[2]



**WWAN Noise - ICH improvements**  
C562 0.1U\_NC  
C544 0.1U\_NC  
C634 0.1U\_NC  
C541 0.1U\_NC  
C559 0.1U  
C927 0.1U\_NC  
PC187 1U\_NC  
TP\_VCCCL1\_05 PAD T89  
+VCCCL1\_5  
+3.3V\_RUN  
6.3 10




**Non-iAMT**  
C607 0.1U  
C548 0.1U  
+3.3V\_SUS  
10 10

- A23
- A5
- AA2
- AA7
- A25
- AB1
- AB24
- AC11
- AC14
- AC25
- AC26
- AD17
- AD20
- AD28
- AD29
- AD3
- AD4
- AD6
- AE1
- AE12
- AE2
- AE22
- AE25
- AE5
- AE6
- AE9
- AF14
- AF16
- AF18
- AF3
- AG6
- AH10
- AH13
- AH16
- AH19
- AH2
- AE28
- AH22
- AH24
- AH26
- AH3
- AH4
- B1
- B2
- B20
- B22
- B8
- C24
- C27
- C6
- D12
- D15
- D18
- D2
- D4
- D21
- E21
- E4
- E9
- F15
- E23
- F28
- F29
- F7
- G1
- E2
- G10
- G13
- G23
- G25
- G26
- G27
- G27
- H25
- H28
- H29
- H3
- H6
- J1
- J25
- J26
- J27
- J4
- J5
- K23
- K28
- K29
- K3
- K6
- VSS[001]
- VSS[002]
- VSS[003]
- VSS[004]
- VSS[005]
- VSS[006]
- VSS[007]
- VSS[008]
- VSS[009]
- VSS[010]
- VSS[011]
- VSS[012]
- VSS[013]
- VSS[014]
- VSS[015]
- VSS[016]
- VSS[017]
- VSS[018]
- VSS[019]
- VSS[020]
- VSS[021]
- VSS[022]
- VSS[023]
- VSS[024]
- VSS[025]
- VSS[026]
- VSS[027]
- VSS[028]
- VSS[029]
- VSS[030]
- VSS[031]
- VSS[032]
- VSS[033]
- VSS[034]
- VSS[035]
- VSS[036]
- VSS[037]
- VSS[038]
- VSS[039]
- VSS[040]
- VSS[041]
- VSS[042]
- VSS[043]
- VSS[044]
- VSS[045]
- VSS[046]
- VSS[047]
- VSS[048]
- VSS[049]
- VSS[050]
- VSS[051]
- VSS[052]
- VSS[053]
- VSS[054]
- VSS[055]
- VSS[056]
- VSS[057]
- VSS[058]
- VSS[059]
- VSS[060]
- VSS[061]
- VSS[062]
- VSS[063]
- VSS[064]
- VSS[065]
- VSS[066]
- VSS[067]
- VSS[068]
- VSS[069]
- VSS[070]
- VSS[071]
- VSS[072]
- VSS[073]
- VSS[074]
- VSS[075]
- VSS[076]
- VSS[077]
- VSS[078]
- VSS[079]
- VSS[080]
- VSS[081]
- VSS[082]
- VSS[083]
- VSS[084]
- VSS[085]
- VSS[086]
- VSS[087]
- VSS[088]
- VSS[089]
- VSS[090]
- VSS[091]
- VSS[092]
- VSS[093]
- VSS[094]
- VSS[095]
- VSS[096]
- VSS[097]
- VSS[098]
- VSS[099]
- VSS[100]
- VSS[101]
- VSS[102]
- VSS[103]
- VSS[104]
- VSS[105]
- VSS[106]
- VSS[107]
- VSS[108]
- VSS[109]
- VSS[110]
- VSS[111]
- VSS[112]
- VSS[113]
- VSS[114]
- VSS[115]
- VSS[116]
- VSS[117]
- VSS[118]
- VSS[119]
- VSS[120]
- VSS[121]
- VSS[122]
- VSS[123]
- VSS[124]
- VSS[125]
- VSS[126]
- VSS[127]
- VSS[128]
- VSS[129]
- VSS[130]
- VSS[131]
- VSS[132]
- VSS[133]
- VSS[134]
- VSS[135]
- VSS[136]
- VSS[137]
- VSS[138]
- VSS[139]
- VSS[140]
- VSS[141]
- VSS[142]
- VSS[143]
- VSS[144]
- VSS[145]
- VSS[146]
- VSS[147]
- VSS[148]
- VSS[149]
- VSS[150]
- VSS[151]
- VSS[152]
- VSS[153]
- VSS[154]
- VSS[155]
- VSS[156]
- VSS[157]
- VSS[158]
- VSS[159]
- VSS[160]
- VSS[161]
- VSS[162]
- VSS[163]
- VSS[164]
- VSS[165]
- VSS[166]
- VSS[167]
- VSS[168]
- VSS[169]
- VSS[170]
- VSS[171]
- VSS[172]
- VSS[173]
- VSS[174]
- VSS[175]
- VSS[176]
- VSS[177]
- VSS[178]
- VSS[179]
- VSS[180]
- VSS[181]
- VSS[182]
- VSS[183]
- VSS[184]
- VSS\_NCTF[01]
- VSS\_NCTF[02]
- VSS\_NCTF[03]
- VSS\_NCTF[04]
- VSS\_NCTF[05]
- VSS\_NCTF[06]
- VSS\_NCTF[07]
- VSS\_NCTF[08]
- VSS\_NCTF[09]
- VSS\_NCTF[10]
- VSS\_NCTF[11]
- VSS\_NCTF[12]
- K7
- L1
- L13
- L15
- L26
- L7
- L4
- L5
- M12
- M13
- M14
- M15
- M16
- M17
- M23
- M28
- M29
- M3
- N1
- N11
- N12
- N13
- N14
- N15
- N16
- N17
- N18
- N26
- N27
- N4
- N5
- N6
- P12
- P13
- P14
- P15
- P16
- P17
- P23
- P28
- P29
- R11
- R12
- R13
- R14
- R15
- R16
- R17
- R18
- R28
- R4
- R12
- T13
- T14
- T15
- T16
- T17
- T2
- U12
- U13
- U14
- U15
- U16
- U17
- U23
- U26
- U27
- U3
- U5
- V13
- V15
- V28
- W2
- W26
- W27
- Y29
- Y4
- Y4
- AB4
- AB23
- AB5
- AB6
- AD5
- U4
- W24
- A1
- A2
- A29
- AH1
- AH29
- A11
- A12
- A128
- A129
- B1
- B29



MASTER

SLAVE





**QUANTA COMPUTER**

Title: **DDR2\_SO-DIMM (200P) X 2**

Size	Document Number	Rev
	GM3	28

Date: Monday, March 24, 2008 Sheet 15 of 62



**QUANTA COMPUTER**




Title: DDR2 RES. ARRAY

Size: Document Number GM3 Rev 2B


Date: Monday, March 24, 2008 Sheet 16 of 62




**Add capacitor pads for improving WWAN.**



CLK\_LPC\_DEBUG FOR DEBUG  
NEED POP RESISTOR






**CK505 QFN64**



to ATI VGA

Silego need pull up but other?



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

**27M\_SEL**

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



6 PCIE\_MTX\_GRX\_P0..15  
6 PCIE\_MTX\_GRX\_N0..15

U43A

PART 1 OF 7

P  
C  
I  
E  
-  
E  
X  
P  
R  
E  
S  
S  
I  
N  
T  
E  
R  
F  
A  
C  
E

PCIE_MTX_GRX_P0	AJ33	PCIE_RX0P	PCIE_TX0P	AG31	PCIE_MRX_GTX_C_P0
PCIE_MTX_GRX_N0	AJ34	PCIE_RX0N	PCIE_TX0N	AG30	PCIE_MRX_GTX_C_N0
PCIE_MTX_GRX_P1	AJ35	PCIE_RX1P	PCIE_TX1P	AF31	PCIE_MRX_GTX_C_P1
PCIE_MTX_GRX_N1	AJ34	PCIE_RX1N	PCIE_TX1N	AF30	PCIE_MRX_GTX_C_N1
PCIE_MTX_GRX_P2	AH35	PCIE_RX2P	PCIE_TX2P	AF28	PCIE_MRX_GTX_C_P2
PCIE_MTX_GRX_N2	AH34	PCIE_RX2N	PCIE_TX2N	AF27	PCIE_MRX_GTX_C_N2
PCIE_MTX_GRX_P3	AG35	PCIE_RX3P	PCIE_TX3P	AD31	PCIE_MRX_GTX_C_P3
PCIE_MTX_GRX_N3	AG34	PCIE_RX3N	PCIE_TX3N	AD30	PCIE_MRX_GTX_C_N3
PCIE_MTX_GRX_P4	AE33	PCIE_RX4P	PCIE_TX4P	AD28	PCIE_MRX_GTX_C_P4
PCIE_MTX_GRX_N4	AE34	PCIE_RX4N	PCIE_TX4N	AD27	PCIE_MRX_GTX_C_N4
PCIE_MTX_GRX_P5	AE35	PCIE_RX5P	PCIE_TX5P	AB31	PCIE_MRX_GTX_C_P5
PCIE_MTX_GRX_N5	AE34	PCIE_RX5N	PCIE_TX5N	AB30	PCIE_MRX_GTX_C_N5
PCIE_MTX_GRX_P6	AD35	PCIE_RX6P	PCIE_TX6P	AB28	PCIE_MRX_GTX_C_P6
PCIE_MTX_GRX_N6	AD34	PCIE_RX6N	PCIE_TX6N	AB27	PCIE_MRX_GTX_C_N6
PCIE_MTX_GRX_P7	AC35	PCIE_RX7P	PCIE_TX7P	AA31	PCIE_MRX_GTX_C_P7
PCIE_MTX_GRX_N7	AC34	PCIE_RX7N	PCIE_TX7N	AA30	PCIE_MRX_GTX_C_N7
PCIE_MTX_GRX_P8	AB33	PCIE_RX8P	PCIE_TX8P	AA28	PCIE_MRX_GTX_C_P8
PCIE_MTX_GRX_N8	AA33	PCIE_RX8N	PCIE_TX8N	AA27	PCIE_MRX_GTX_C_N8
PCIE_MTX_GRX_P9	AA35	PCIE_RX9P	PCIE_TX9P	W31	PCIE_MRX_GTX_C_P9
PCIE_MTX_GRX_N9	AA34	PCIE_RX9N	PCIE_TX9N	W30	PCIE_MRX_GTX_C_N9
PCIE_MTX_GRX_P10	Y35	PCIE_RX10P	PCIE_TX10P	W28	PCIE_MRX_GTX_C_P10
PCIE_MTX_GRX_N10	Y34	PCIE_RX10N	PCIE_TX10N	W27	PCIE_MRX_GTX_C_N10
PCIE_MTX_GRX_P11	W35	PCIE_RX11P	PCIE_TX11P	V31	PCIE_MRX_GTX_C_P11
PCIE_MTX_GRX_N11	W34	PCIE_RX11N	PCIE_TX11N	V30	PCIE_MRX_GTX_C_N11
PCIE_MTX_GRX_P12	V33	PCIE_RX12P	PCIE_TX12P	V28	PCIE_MRX_GTX_C_P12
PCIE_MTX_GRX_N12	U33	PCIE_RX12N	PCIE_TX12N	V27	PCIE_MRX_GTX_C_N12
PCIE_MTX_GRX_P13	U35	PCIE_RX13P	PCIE_TX13P	U31	PCIE_MRX_GTX_C_P13
PCIE_MTX_GRX_N13	U34	PCIE_RX13N	PCIE_TX13N	U30	PCIE_MRX_GTX_C_N13
PCIE_MTX_GRX_P14	T35	PCIE_RX14P	PCIE_TX14P	U28	PCIE_MRX_GTX_C_P14
PCIE_MTX_GRX_N14	T34	PCIE_RX14N	PCIE_TX14N	U27	PCIE_MRX_GTX_C_N14
PCIE_MTX_GRX_P15	R35	PCIE_RX15P	PCIE_TX15P	R31	PCIE_MRX_GTX_C_P15
PCIE_MTX_GRX_N15	R34	PCIE_RX15N	PCIE_TX15N	R30	PCIE_MRX_GTX_C_N15

17 CLK\_PCIE\_VGA  
17 CLK\_PCIE\_VGA#

13 PLTRST\_DELAY#

clock

PCIE\_REFCLKP  
PCIE\_REFCLKN

SN Bus

NC\_SMB\_DATA  
NC\_SMBCLK


PERSTB

Calibration

PCIE\_CALRN

PCIE\_CALRP

NC\_DRAM\_0  
NC\_DRAM\_1  
NC\_AC\_BATT  
NC\_FAN\_TACH




M86-LP\_DIS

6 PCIE\_MRX\_GTX\_P0..15  
6 PCIE\_MRX\_GTX\_N0..15

PCIE_MRX_GTX_P0	C213	0.1U_D06	PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1	C231	0.1U_D06	PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2	C233	0.1U_D06	PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3	C211	0.1U_D06	PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4	C230	0.1U_D06	PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5	C210	0.1U_D06	PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6	C208	0.1U_D06	PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7	C227	0.1U_D06	PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8	C206	0.1U_D06	PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9	C226	0.1U_D06	PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10	C224	0.1U_D06	PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11	C204	0.1U_D06	PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12	C220	0.1U_D06	PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13	C222	0.1U_D06	PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14	C200	0.1U_D06	PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15	C201	0.1U_D06	PCIE_MRX_GTX_C_P15
PCIE_MRX_GTX_N0	C214	0.1U_D06	PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1	C232	0.1U_D06	PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2	C234	0.1U_D06	PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3	C212	0.1U_D06	PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4	C229	0.1U_D06	PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5	C209	0.1U_D06	PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6	C207	0.1U_D06	PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7	C228	0.1U_D06	PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8	C205	0.1U_D06	PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9	C225	0.1U_D06	PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10	C223	0.1U_D06	PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11	C203	0.1U_D06	PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12	C219	0.1U_D06	PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13	C221	0.1U_D06	PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14	C199	0.1U_D06	PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15	C202	0.1U_D06	PCIE_MRX_GTX_C_N15

MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GPIO9	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11
128MB	X	0	0	0
256MB	X	0	0	1
64MB	X	0	1	0
512MB	X	1	0	0



Memory Straps	RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
400 MHz 256MB(16M*16) Hynix	1	1	1	1
400 MHz 256MB(16M*16) Qimonda	1	1	1	0
500 MHz 256MB(16M*16) Hynix	1	1	0	1
500 MHz 256MB(16M*16) Qimonda	1	1	0	0
500 MHz 256MB(16M*16) Samsung	1	0	1	1



VRAM SIZE

VRAM TYPE

8/15: The strap on VIP[3] is for enabling HD Audio on M86.



HDMI CONN

ATI\_VGA\_RED

ATI\_VGA\_GRN

ATI\_VGA\_BLU

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC



ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC

ATI\_VGA\_SYNC



DIS only  
Layout Note:  
Place 150 ohm  
termination resistors  
close to ATI CHIP.

ATI\_LCD\_DDCDAT

ATI\_LCD\_DDCCLK

ATI\_LCD\_DDCDAT

ATI\_LCD\_DDCCLK

ATI\_LCD\_DDCDAT

ATI\_LCD\_DDCCLK

ATI\_LCD\_DDCDAT



ATI\_LCD\_DDCCLK

ATI\_LCD\_DDCDAT







ATI\_LCD\_DDCCLK

ATI\_LCD\_DDCDAT








Title		VGA-G86GLM (VIDEO)
Site	Document Number	GMS
Date	Monday, March 24, 2008	Sheet 20 of 82




PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE







NC for 16M x16 DDR2

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




NC for 16M x16 DDR2




# GDDR2 16MX16 MEMORY

Hynix: AKD5JG-TW09  
Samsung: AKD5JG-T507



# GDDR2 16MX16 MEMORY

Hynix: AKD5JG-TW09  
Samsung: AKD5JG-T507








UMA_HDMI_CLK+ R255	150_NC	HDMI_CLK_C	C277	0.1U_NC	UMA_HDMI_CLK+_R
UMA_HDMI_T2+ R256	150_NC	HDMI_TX2_C	C287	0.1U_NC	UMA_HDMI_TX2+_R
UMA_HDMI_TX1+ R271	150_NC	HDMI_TX1_C	C298	0.1U_NC	UMA_HDMI_TX1+_R
UMA_HDMI_T2+ R273	150_NC	HDMI_TX2_C	C305	0.1U_NC	UMA_HDMI_TX2+_R

UMA_HDMI_TX2+_R	R124	0_UMA	ATI_HDMI_TX2+_L
UMA_HDMI_TX2+_R	R125	0_UMA	ATI_HDMI_TX2+_L
UMA_HDMI_TX1+_R	R113	0_UMA	ATI_HDMI_TX1+_L
UMA_HDMI_TX1+_R	R114	0_UMA	ATI_HDMI_TX1+_L
UMA_HDMI_TX0+_R	R109	0_UMA	ATI_HDMI_TX0+_L
UMA_HDMI_TX0+_R	R110	0_UMA	ATI_HDMI_TX0+_L
UMA_HDMI_CLK+_R	R101	0_UMA	ATI_HDMI_CLK+_L
HDMI_SCL_R	R889	0_UMA	HDMI_DDC_CLK
HDMI_SDA_R	R890	0_UMA	HDMI_DDC_DATA
ATI_HDMI_DET	R871	0_K_DIS	HDMI_DET

POP FOR UMA  
DEPOP FOR DIS



Pop for ATI Graphic



Reserve for EMI and close to HDMI CONN

+3.3V\_RUN  
R255 3.3k\_UMA  
SDVO\_CTRLCLK  
R256 3.3k\_UMA  
SDVO\_CTRLDATA  
FM6 use 5.6k

6 SDVOB\_INT+  
6 SDVOB\_INT-  
6 SDVOB\_RED+  
6 SDVOB\_RED-  
6 SDVOB\_GREEN+  
6 SDVOB\_GREEN-  
6 SDVOB\_BLUE+  
6 SDVOB\_BLUE-  
6 SDVOB\_CLK+  
6 SDVOB\_CLK-

6.12.30.33.4.2 FLTRST#  
6 SDVO\_CTRLCLK  
6 SDVO\_CTRLDATA

11 ICH\_AZ\_HDMI\_BITCLK

ICH\_AZ\_HDMI\_SDOUT 11  
ICH\_AZ\_HDMI\_SYNC 11  
ICH\_AZ\_HDMI\_SDM1 11  
ICH\_AZ\_HDMI\_RST1 11

HDAVCC  
L31  
C26  
0.1u\_UMA

6 SDVOB\_INT+  
6 SDVOB\_INT-  
6 SDVOB\_RED+  
6 SDVOB\_RED-  
6 SDVOB\_GREEN+  
6 SDVOB\_GREEN-  
6 SDVOB\_BLUE+  
6 SDVOB\_BLUE-  
6 SDVOB\_CLK+  
6 SDVOB\_CLK-

6.12.30.33.4.2 FLTRST#  
6 SDVO\_CTRLCLK  
6 SDVO\_CTRLDATA

11 ICH\_AZ\_HDMI\_BITCLK

ICH\_AZ\_HDMI\_SDOUT 11  
ICH\_AZ\_HDMI\_SYNC 11  
ICH\_AZ\_HDMI\_SDM1 11  
ICH\_AZ\_HDMI\_RST1 11

HDAVCC  
L31  
C26  
0.1u\_UMA




6 SDVOB\_INT+  
6 SDVOB\_INT-  
6 SDVOB\_RED+  
6 SDVOB\_RED-  
6 SDVOB\_GREEN+  
6 SDVOB\_GREEN-  
6 SDVOB\_BLUE+  
6 SDVOB\_BLUE-  
6 SDVOB\_CLK+  
6 SDVOB\_CLK-

6.12.30.33.4.2 FLTRST#  
6 SDVO\_CTRLCLK  
6 SDVO\_CTRLDATA


11 ICH\_AZ\_HDMI\_BITCLK

ICH\_AZ\_HDMI\_SDOUT 11  
ICH\_AZ\_HDMI\_SYNC 11  
ICH\_AZ\_HDMI\_SDM1 11  
ICH\_AZ\_HDMI\_RST1 11


HDAVCC  
L31  
C26  
0.1u\_UMA



Address : A9H - Contrast  
AAH - Backlight




Populate R65 for DPST implementation only.




TUNE EMI DESIGN

IPX\_20303-050EP11

GFX\_PWR\_SRC layout note:  
40 mil trace for tube type  
45 mil for white LED type  
65mil for RGB LED type




Populate R341 for platform without DPST support. No Stuff for Discrete DPST support due to back up plan.



ATI & UMA RGB SWITCH


Layout Note:  
Setting R,G,B track impedance to 50 ohm.



ATI & UMA DATA/CLK SWITCH  
NEED ADD 0 OHM ON GM SIDE

Place near U24, U25 < 200 mil






Place near JVG1 connector < 200 mil



ATI & UMA H/V SWITCH






Title		CRT&TV CONN
Size	Document Number	Rev
	GM3	2B
Date:	Monday, March 24, 2008	Sheet 27 of 62





**U49B**

120	VCC_PCI1
121	VCC_PCI2
122	VCC_PCI3
32	VCC_PCI4
41	VCC_PCI5
128	VCC_PCI6
161	VCC_RIN
18	VCC_ROUT1
34	VCC_ROUT2
64	VCC_ROUT3
114	VCC_ROUT4
120	VCC_ROUTES
86	VCC_MD
4	GND1
13	GND2
22	GND3
28	GND4
54	GND5
62	GND6
63	GND7
68	GND8
118	GND9
122	GND10
98	AGND1
102	AGND2
103	AGND3
107	AGND4
111	AGND5
69	HWSPND#
58	MSEN
55	XDEN
57	UDIO5
65	UDIO3
59	UDIO4
56	UDIO2
60	UDIO1
72	UDIO0/SRIOQ#
115	INTA#
116	INTB#
66	TEST
125	PCI AD31
126	PCI AD30
127	PCI AD29
2	PCI AD28
3	PCI AD27
5	PCI AD26
6	PCI AD25
9	PCI AD24
11	PCI AD23
12	PCI AD22
14	PCI AD21
15	PCI AD20
17	PCI AD19
18	PCI AD18
19	PCI AD17
36	PCI AD16
37	PCI AD15
38	PCI AD14
38	PCI AD13
38	PCI AD12
40	PCI AD11
42	PCI AD10
43	PCI AD9
44	PCI AD8
46	PCI AD7
47	PCI AD6
48	PCI AD5
49	PCI AD4
50	PCI AD3
51	PCI AD2
52	PCI AD1
53	PCI AD0
33	PAR
7	C/BE3#
21	C/BE2#
35	C/BE1#
45	C/BE0#
8	IDSEL
124	REQ#
123	GNT#
23	FRAME#
24	IRDY#
25	TRDY#
26	DEVSEL#
28	STOP#
30	PERR#
31	SERR#
71	GBRST#
119	PCIRST#
121	PCICLK
70	PME#
117	CLKRUN#



- Memory Stick Enable
- XD Card Enable
- Serial ROM disable
- SD Card Enable
- MMC Card Enable





**QUANTA COMPUTER**

Title: 8 IN 1 CONTROLLER

Size	Document Number	Rev
	GM3	2B

Date: Monday, March 24, 2008 Sheet 28 of 62



5/14:F&E review report say RC533 don't need FILO item, so NC it

Place these caps as close to the IC as possible.

Populate C266 for R5C832 chipset

Guard GND

Y4 24.576MHZ

R804

R793 10K/F

C934 0.01U\_NC

C932 0.01U

RICOH FILO

RICOH REX101

RICOH VREF

IEEE1394/SD

MDIO17 .87 XDMC\_DATA7 30

MDIO16 .92 XDMC\_DATA6 30

MDIO15 .89 XDMC\_DATA5 30

MDIO14 .91 XDMC\_DATA4 30

MDIO13 .90 SD/XDMS\_DATA3 30

MDIO12 .93 SD/XDMS\_DATA2 30

MDIO11 .81 SD/XDMS\_DATA1 30

MDIO10 .82 SD/XDMS\_DATA0 30

MDIO05 .75 XD\_WP# 30

MDIO08 .88 SD/XDMS\_CMD 30

MDIO19 .85 XD\_ALE 30

MDIO18 .85 XD\_CLE 30

MDIO02 .78 XD\_CE# 30

MDIO03 .77 SD\_WP#(XDR/B#) 30

MDIO00 .80 SD\_CD# 30

MDIO01 .79 MS\_INS# 30

MDIO09 .84 SD/XDMS\_CLK 30


MDIO04 .76 MC\_PWR\_CTRL\_0 30

MDIO06 .74 PAD


MDIO07 .73

RSV .97

33




\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.  
\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.  
\*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).




**AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.**

**AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.**




# Express Card


+1.5V\_CARD Max. 650mA, Average 500mA.  
 +3V\_CARD Max. 1300mA, Average 1000mA.





Please the cap near connector.




Please the cap near connector.




JAE PX10FS16PH-26P  
 PCI-Express TX and RX direct to connector.




Please the cap near pin 12 & 14 (1.5VIN).




Please the cap near pin 2 & 4 (3.3VIN).




Please the cap near pin 17 (AUXIN).




Please the cap near pin 15 (AUXOUT).




Please the cap near pin 3 & 5 (3.3VOUT).





Please the cap near pin 11 & 13 (1.5VOUT).



## 8 IN1 CARD READER



SD Protect






















**QUANTA  
COMPUTER**

Title: ExpressCard/SmartCard

Size: GM3	Document Number: GM3	Rev: 2B
-----------	----------------------	---------

Date: Monday, March 24, 2008      Sheet: 30 of 62



VGA\_IDENTIFY (USB\_L\_SIDE\_EN#)  
1 = Discrete Gfx.  
0 = UMA.

CHIPSET_ID1 (KSO18)	BID1	BID0	GM3B (UMA)	GM3 (Dis)
0	1	0	SSI (X00)	SSI (X00)
0	1	1	PT (X01)	PT (X01)
0	0	0	ST (X02)	ST (X02)
0	0	1	QT (A00)	QT (A00)
0	0	0	A01)	QT (A01)
0	0	1		


**QUANTA COMPUTER**

Title: Ultra I/O Controller ITE 8512


Size: GM3	Document Number	Rev: 2B
-----------	-----------------	---------

Date: Monday, March 24, 2008 Sheet 31 of 62

### 16Mbit (2M Byte), SPI



### RTC BATTERY





www.kythuativinh.com





**MiniCard Robson, UWB connector**

FOR DEBUG CARD




FOR DEBUG CARD


**MiniCard WWAN connector**




PCI-Express TX and RX direct to connector



Layout Note: R240 and R244 close to choke as possible to minimize stubs.








Place caps close to connector.



layout note: 10 mil trace and 20 mil space for SIM card and UIM\_PWR use 20mil

Place as close as possible to WWAN connector

# MiniCard WLAN connector



**QUANTA COMPUTER**


Title: WLAN

Size: Document Number GM3



Date: Monday, March 24, 2008

Sheet: 34 of 62

Rev: 2B




Place ESD diodes as close as USB connector.




Each channel is 1A

Place one 150uF cap by each USB connector.



www.kythuatvithinh.com



left side single USB port



Each channel is 1A


Place one 150uF cap by each USB connector.

Place ESD diodes as close as USB connector.









SATA Connector.




Second HDD










Master




ODD Connector




File: SATA (HDD&CD_ROM)		
Size:	Document Number: GMS	Rev: 2B
Date: Monday, March 24, 2008	Sheet: 36	of: 62




### HDD activity LED.




### WLAN





### Sniffer Switch



### Sniffer Switch ON/OFF




### BT / UWB LED




This circuit is only needed if the platform has the SNIFFER.

### Power Switch





### Power & Suspend.




SLED2:AP detection

### Battery status.




### Sniffer LED














FOR RF SPRING SW LED

### Biometric
















Title			SWITCH, KEYBOARD & LED
Size	Document Number	Rev	
	GM3	2B	
Date:	Monday, March 24, 2008	Sheet	38 of 62





**INTERNAL SPEAKER AMP**



**QUANTA COMPUTER**

Title: Azelia CODEC

Size: Document Number GM3


Date: Monday, March 24, 2008

Sheet: 40 of 62





Rev: 2B



# Headphone Jack Stereo MIC Jack



**JACK 2 (MIC)  
JACK 1 (HP2)  
JACK 3 (HP)**




**QUANTA  
COMPUTER**

Title: AUDIO CONN

Size	Document Number	Rev
	GM3	2B

Date: Monday, March 24, 2008 Sheet 41 of 62



Place one cap close to each of the pins, 38,45, and 52

**BCM5784M/5787M**  
10mm x 10mm  
68-Pin QFN

LAN\_DISABLE# is high active

pin 57,58  
5784 pull-up 4.7k to 3.3V\_LAN  
5787M connect SM-BUS to support ASF.





Table 1 - Component Stuffing Requirements

	INSTALL	NOT INSTALL
5787M	R575, R577, R527, R534, R563, R568, R570, R572, Q101, C1721, C1722, C1723, C1724, R579, R581, R583, R575, L79, R648, R649	R574, R576, R529, R562, R564, R569, R571, R573, R585, R505, R578, R580, R582
5784	R574, R576, R529, R562, R564, R569, R571, R573, R585, R505, R578, R580, R582	R575, R577, R527, R534, R563, R568, R570, R572, Q101, C1721, C1722, C1723, C1724, R579, R581, R583, R575, L79, R648, R649


Note: thermal pad

	5784M	5787M
R325	39k	0
R311	20k	*20k_NC

# TRANSFORM



# RJ-45 Connector







**QUANTA COMPUTER**

Title: LAN SWITCH

Size: Document Number GM3 Rev 2B

Date: Monday, March 24, 2008 Sheet 43 of 62




**QUANTA COMPUTER**


Title: System Reset Circuit


Size	Document Number GM3	Rev 2B
------	------------------------	-----------

Date: Monday, March 24, 2008 Sheet 44 of 62



www.kythuatvithinh.com

 <b>QUANTA COMPUTER</b>		
Title: Battery Selector		
Size: GM3	Document Number:	Rev: 2B
Date: Monday, March 24, 2008	Sheet: 45	of 62



Max Charging current setting 4.7A

ADAPTER (W)	TRIP CURRENT (A)	PR152	PR157	PR153	PR154
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR96 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adaptor.  
 ADAPT\_TRIP\_SET is floating for the higher adaptor, grounded for the lower adaptor.

Note 2: 24.9K at PR96 allows the 65W adaptor setting to switch down to 45W.

Note 3: PR35 must be 5mOhms instead of 10mOhms for the 230W adaptor.

For GPRS immunity place PC41 & PC39 as close to the IC as possible


QUANTA COMPUTER


Title: Charger (SL8731)

Size	Document Number	Rev
	GM3	2B

Date: Monday, March 24, 2008 Sheet 46 of 62

[www.kythuatvithinh.com](http://www.kythuatvithinh.com)  
**BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE**

 <b>QUANTA COMPUTER</b>		
Title		
Size	Document Number GM3	Rev 2B
Date:	Monday, March 24, 2008	Sheet 47 of 62



**+1.05V\_VCCP(UMA)**  
 TDC : 12.1A  
 OCP : 17.2A  
 Iout\_ripple current : 2.605A

**+1.05V\_VCCP(DIS)**  
 TDC : 7A  
 OCP : 10A  
 Iout\_ripple current : 2.459A

Frequency=300KHz

Max current->2.06A

$VOUT = 0.5 \times (1 + R1/R2)$

	UMA(12.1A)	Discrete(7A)
PQ32	FDS8880_NL (BAM88800012)	FDS8878 (BAM88780020)
PQ33	FDMS8672S (BAM86720000)	FDS6680AS (BAM66800061)
PL7	SIL105RA-1R3 (CV-13E0MZ00)	SIL104R-1R5PF (DC-15A00010)
PR161	11K/F (CS31102FB11)	10K/F (CS31002FB26)

**QUANTA COMPUTER**


Title

Size Document Number Rev  
 GM3 2B

Date: Monday, March 24, 2008 Sheet 48 of 62




	UMA(10.25A)	Discrete(15.6A)
PQ35	FDS8880_NL (BAM88800012)	FDS6298 (BAM62980005)
PQ34	PHK28NQ03LT (BAM28030Z12)	FDMS8672S (BAM86720000)
PR172	10.5K/F/0603 (CS31053F909)	13.3K/F/0603 (CS31333F919)



**+1.8V\_SUS(DIS)**  
 TDC : 15.6A  
 OCP : 22.4A  
 Iout\_ripple current : 4.896A

**+1.8V\_SUS(UMA)**  
 TDC : 10.25A  
 OCP : 14.9A  
 Iout\_ripple current : 4.868A




**(Note 1) Current Limiting Setting :**  
 $R_{trip}(Kohm) = 100 * (I_{ocp} - 0.5 * I_{ripple}) * R_{ds(on)}$

**QUANTA COMPUTER**

Title: 1.8VSUS & 0.9VTT (TPS51116)

Size	Document Number	Rev
	GM3	2B

Date: Monday, March 24, 2008 Sheet 49 of 62



**+VCC\_GFX\_CORE**  
**TDC : 13A**  
**OCp : 15A**  
**Iout\_ripple current : 3.9432A**

Frequency: 300K

Place near GND pin24


TON	OPEN	REF
Frequency	300K	450K

High: 1.1V  
 Low: 0.95V

"for the 128MB sku: No  
 Stuff PR44 for the 256MB  
 sku: Stuff PR44".

ILIM	$I_{ovp} = (2 * (R_b / (R_a + R_b)) * 0.1 * (1 / R_{DS(on)}) + (I_{\Delta} / 2)$
SKIP#	AVDD = Low-noise, forced-PWM mode. GND = Pulse-skipping operation.
OVP/UVFP	The overvoltage limit is 116% of Vout. The undervoltage limit is 70% of Vout.





ISL6262A

Close to Phase 1 Inductor

Parallel


Close to Phase 1 Inductor

**QUANTA COMPUTER**

Title: CPU\_Core\_2Phase (ISL6266)

Size: GMS	Document Number: GMS	Rev: 28
Date: Monday, March 24, 2008	Sheet: 51	of: 62

# DC/DC +3V\_ALW/+5V\_SUS/+5V\_ALW /+15V\_ALW









**QUANTA COMPUTER**


Title: VGA DC/DC


Size	Document Number	Rev
	GM3	28

Date: Monday, March 24, 2008 Sheet 52 of 62



**Reserve discharge path**







Address : 16H

for EMI requirement, add Reserve on jump on +VCHGR and close to pin1 and 2 of JABT1

www.kyathuatvithinh.com




8/15: move the right side USB and DC-in connector schematic to DB.  
so change BTB(J14) CONN to 32pin


Title DCIN,BATT CONNECTOR		
Size GM3	Document Number GM3	Rev 2B
Date: Monday, March 24, 2008	Sheet 54	of 62

Reserved for EMI.

### Stitching caps



26



Page 26  
SATA (HDD&CD\_ROM)

Page 27  
PCCARD /CONN

Page 31  
SIO(MEC5025)

Page 38  
Azelia CODEC

Page 40  
LAN(BCM5755M)

Page 48  
1.5VRUN,1.05V(VTT)

Page 49  
1.25V,1.8V,0.9V

Place C860,C216,C1426 close to PQ33.  
Place C862,C222,C1427 close to PQ73.

Place C867,C254,C1428 close to PQ91.  
Place C863,C253,C1429 close to PQ92.

Page 51  
CPU\_MAX8786(3phase)

Page 52  
D/D Power




Title		
EMI CAP		
Size	Document Number	Rev
GM3		2B
Date:	Monday, March 24, 2008	Sheet 55 of 62

www.kythuatvithinh.com

**ICH8-M**

**SIO  
ITE8512**





## POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH					
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH					
S5 (SOFT OFF) / M1	LOW	HIGH	LOW					
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH					
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW					

## PM TABLE

State \ power plane	+3.3V_ALW +3.3V_RTC_LDO +3.3V_WLAN +5V_ALW +15V_ALW	+1.8V_SUS +1.8V_LOM +3.3V_LAN +3.3V_SUS +5V_SUS	+0.9V_DDR_VTT +1.05V_VCCP +1.25V_RUN +1.5V_CARD +1.5V_RUN +3.3V_CARD +3.3V_CARDAUX +3.3V_R5C832 +3.3V_RUN	+3.3V_RUN_CARD +2.5V_RUN +5V_MOD +5V_RUN +5V_SPK_AMP +CPU_PWR_SRC +VCC_CORE +VDDA	+DC_IN +DC_IN_SS +PWR_SRC +RTC_CELL
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	OFF	ON
S5 S4/AC	ON	OFF	OFF	OFF	ON
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	ON

## PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
BCM4401B	AD16	REQ#0 / GNT#0	PIRQB
R5C833	AD17	REQ#1 / GNT#1	PIRQC: Card reader PIEQD: 1394


ICH8-M	USB PORT#	DESTINATION
	0	Right Top
	1	Right Bottom
	2	Side TOP
	3	Side Bottom
	4	Ext. USB TOP
	5	Digital Camera
	6	Express Card
	7	WPAN/Bluetooth
	8	Ext. USB Bottom
ECE 5011	9	WWAN
	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 WPAN
Lane 4	Express Card
Lane 5	None
Lane 6	None



# GM3 Power Design Block Diagram

## 2007/09/06




www.kythuathuatinh.com




Model	Item	Page	Date	Rev.	Description
Pacino of Intel	1	12,13, 17,21, 22	9/27	2A	modify SST design issue! 1. delete unnecessary 0 ohm resistor 2. select correct fan frequency for D35/DMA(R351&R342) 3. CSMS_Clk_MFG pull high 4. PDS05_SLEEP pull down to avoid floating. 5. NC 8451 to set Boot BIOS Strap for LPC Interface
	2	52, 50	10/2	2A	For second source concern, change below item. 1. Change R09 from R3210 to L02355 2. Change R05 from C0510-40T to E041045-7-F 3. Change PQ1 from R3218-7-F to R5218_RL
	3	8	10/3	2A	use 0R05 0 ohm to instead of jump1/RW, 1.6A per resistor )
	4	19	10/3	2A	pull high the GPIO 0 & GPIO 1 to enable PCIE P0L2_TX_OUTPUT_DRIVE and PCIE_TRANSMITTER_DISABLE function to solve no display problem.
	5	41	10/15	2A	The camera pin assignment changed ! 2 pin camera power pin and they are 3.3 V ..
	6	40	10/15	2A	change resistor setting for STA92073C chip
	7	46, 52	10/15	2A	Due to SI4810B0V-TL-E3 will be EOL, change PQ29 and PQ22 from SI4810 to SI4812.
	8	19	10/16	2A	Due to V004 and V005(option reference source voltage) use 1.8V_BUM, FAE suggest DIFFDATA use 1.8V pull high
	9	33	10/17	2A	remove external SIM card CSN that on MB side
	10	13	10/17	2A	It is multi function pin(SMBALETP4/DF011). Before bios programming, the STM function is SMDALERT if it is pull high to 3.3V_BUM, the SCH will be alert by this pin. If cause the ST can't normally sleep when system cold boot first time, no change to BIOS power
	11	38	10/18	2A	Sniffer behavior is reverse, no modify design at PT stage
	12	42	10/18	2A	change to 5784 design
	13	40	10/22	2A	change TP4540A4 symbol design to meet SPEC definition
	14	19	10/22	2A	FAE suggest! Ground P2B/G2B/R2B and implement P2SET to GND even if DAC2 is unused.
	15	43	10/23	2A	For factory requirement---increase pad length for SMT yield rate
	16	41	10/24	2A	for DELL SPEC---change camera com pin definition
	17	31, 37	10/25	2A	modify LED Key board illumination schematic and remove EC pin 88
reserve	18	44	10/28	2A	HWFG monitor change! change 3V/5V_ALM_PWRSD to GPP_PCIE/COSE_PWRSD
reserve	19	12,11, 14,31	10/29	2A	create +1.8V_S5 and +5V_S5 power at ICN part to fix ITE chip SUS resume problem, and move sus_S5 to pin1 48 and pin 120 for SUS_S5 using
20	30	10/30	2A	add PDS051929 to control USB signal can be passed above SUS, and SUS_S1B_S1CB_S2B can control whether USB can supply power for external device at ES mode.	
reserve	21	53	10/30	2A	For EE request , add two power rail '+3.3V_S5' and '+5V_S5' for south-bridge battery mode.
22	48	10/30	2A	1.8V_BUM_PWRSD pull-high to SUS_ON for solve glitch issue.	
23	36,54	10/30	2A	add 100pF cap and close to connector for EMI	
24	35	10/30	2A	change LCD connector pin definition for LED panel! 1. change pin 8 from GND to +5V_ALM 2. change pin 16 from GND to LCD_VCC	
25	31	11/1	2A	change GPIO design 1. delete pin 81 SNIPPER_YELLOW 2. move pin 81 to pin 88 3. swap pin 108 WIRELESS_ON/OFF and pin 35 SNIPPER_PWR_SW	
26	38	11/1	2A	change GPIO design 1. swap WIRELESS_ON/OFF and SNIPPER_PWR_SW 2. remove SNIPPER_YELLOW	
27	31	11/5	2A	change GPIO design for fix thermal no function issue 1. NC ADAPT_OC and ADAPT_TRIP_SEL 2. add RV_ADAPT_OC function at pin 74	
28	3	11/5	2A	Modify H_THERMTRIP4 Voltage level shift circuit.	
29	41	11/6	2A	add one GND pin for Audio precision dB value	
reserve	30	37	11/8	2A	add circuit to control CIR power
31	49	11/12	2A	Add PR181 for reserve +5V_ALM2.	
32	43	11/12	2A	for EMI requirement, add 1pF cap close to LAN switch	
33	37	11/13	2A	for DELL requirement, add fuse between +5V_BUM and +5B_LED	
34	31	11/13	2A	use pin 14(H027F) to monitor THERM_STP4 function	
35	25	11/13	2A	for silicon image FAE suggestion! 1. EMI may come from the impedance mis-match, that'll get distorted waveform . Try to replace the common choke with (i.e 22 ohm ) resistor 2. Try to reduce the source termination resistor (i.e 300 ohm -> 150 ohm) to get cleaner eye . 3. change AVCC3V to 3.3V_BUM	
36	25	11/13	2A	per FAE suggestion-change C328 and C324 to 2.2u for better Audio precision	
37	50	11/13	2A	Change PR11 to 100kOhm for set correct O.C.P.	
38	50	11/13	2A	For EE request, set VGA voltage to 0.95V/1.1V. Change PR116 to 69.8K and PR118 to 118K.	
39	4	11/13	2A	Base on acoustic team test ,add two EC-cap for noise issue. Stuff C733 and C766.	
40	52	11/13	2A	Base on test result, change PR114 to 294K for set OCP.	
41	48	11/13	2A	Change PR161 to 11K for set correct OCP.	
42	48	11/13	2A	For 1.05V jitter issue, change below item. SMA1 Change output CAP from 3300/2.0V/ESR10 to 3300/4V/ESR25 Discrete! 1. Change output CAP from 3300/2.0V/ESR10 to 3300/4V/ESR25 2. Add P062 1500pF	
43	48	11/13	2A	Change 1.05V DMA P233 from PDS6676A6 to PDS66722 for improve efficiency.	
44	49	11/13	2A	Base on EA report test , stuff PR171 and PC180 for reduce high side VDS ring.	
45	46	11/13	2A	Due to software support UL function via "I2MP", no stuff UL circuit.	
46	13	11/14	2A	add 4.7u on PCIE_MCARD1_DET8 trace to solve WLAN card detect issue	
47	19	11/15	2A	change GPIO pin from 3.3V_BUM to 3.3V_Delay to solve leakage problem between 3.3V_BUM and 3.3V_Delay[see] when boot.	

www.kythuatvithinh.com




Model	Item	Page	Date	Rev.	Description
Pacino of Intel	1	32	11/26	2B	Change RTC connector because ME modifyr.
	2	31	11/26	2B	Exchange 'SNIFFER_PWR_SW#' AND 'WIRELESS_ON/OFF#. per EC limitation.
	3	31	11/26	2B	Change NUM_LED# from SIO pin98 to pin 88 and used Pin 98 for BID only per EC limitation.
	4	54	11/26	2B	Change PSID relation parts to +5V_ALW2 for power saving in S5.
	5	38	11/26	2B	Change Sniffer Switch power rail from RUN plane to ALW plane.
	6	43	11/26	2B	Added LINK1000# for BCM cann't support GLAN LED drived by LINKLED#/SPD100LED#.
	7	45	11/27	2B	Modify Screw hole base on ME update.
	8	17	11/29	2B	Link to MCH DPLL clock is wrong. Change to correct link.
	9	31	11/30	2B	Fine tune GPIO define for EC.
	10	37	12/04	2B	Change MMB LED power source from 5V_ALW2 plane to 5V_ALW for power saving and avoid LED flash when AC in.
	11	22	12/04	2B	Check AMD +3.3V_DELAY power plane connection component for AMD new update REF133-7 file.
	12	40	12/19	2B	Change Audio AMP thermal PAD leave to NC.
	13	31	12/26	2B	Change SMBus pull hihg resistor form 2.2k to 10k for LED panel flash.
	14	37	12/26	2B	since we will use WLAN and BT LED to show function at factory side. Change power supply of Cap and Num LED from 5V_ALW2, 3.3V_ALW to 5V_RUN and 3.3V_RUN.
	15	19	12/26	2B	Change HDMI detect circuit to solve external panel feed back voltage shortage then caude ATI chip can't switch to HDMI mode problem.
	16	37	12/26	2B	Change the Media board power from 3V_ALW to 5V_ALW2 to solve LED flash issue when AC/Bat plug in.
	17	37	12/26	2B	Change the lid switch IC power source from 3.3V_SUS to 3.3V_ALW to avoid system can enter S4 mode but wake up fail problem
	18	48	1/3	2B	Change PC85 to 680P for meet sequence.
	19	50	1/3	2B	Change PR7 to 4.99K for adjust +1.1V_GFX_PCIE rail.
	20	53	1/3	2B	Change PQ11 from S08 to power package footprint.
	21	48 49 50 52	1/3	2B	Change PR161 ,PR172 ,PR11 ,PR114 to correct resistance for reliability request.
	22	35	1/4	2B	remove USB charge circuit
	23	26	1/7	2B	pull DPST signal to high for setting 100% duty cycle
	24	31	1/7	2B	pin12 should reserve 1u cap for ITE8512JX using
	25	19	1/7	2B	modify HDMI detect circuit to fix the monitor detection problem..
	26	55	1/7	2B	create EMI spring
	27	31	1/11	2B	per TXC report, we should change W1 cap to 18p
	28	41	1/11	2B	per IDT FAE suggestion, serial 22 ohm on DMIC_CLK can help DMIC performance
	29	37	1/11	2B	add 10u cap at JMB1, let 3.3V_ALE get lower drop voltage on MMB side.
	30	6, 19	1/11	2B	EMI demand add 33p cap on RGB signal.



**QUANTA  
COMPUTER**

Title X02 change list		
Size GM3	Document Number GM3	Rev 2B
Date Monday, March 24, 2008	Sheet 61	of 62

Model	Item	Page	Date	Rev.	Description
Pacino of Intel	1	25	2/14	3A	add level shift to separate the data and CLK of VGA IC and HDMI TV, and also reduce stray capacitance.
	2	25	2/14	3A	change diode to reduce stray capacitance per WPI suggestion
	3	12,28,31	2/14	3A	use pin-22 monitor ICH_AZ_CODEC_RST# to delay NB_MUTE# signal for solve PO noise issue
	4	50	2/20	3A	For Reliability calculate , change PR11 from 150K to 178K.
	5	51	2/20	3A	Due to C4E hung up issue, change v_core power IC from ISL6266A to ISL6262A. Below is change list. 1. PU2: Change PN from AL006266000 to AL006262025 2. PR24: Change PN from CS28252FB15 to CS26812FB13 3. PC39: Change PN from CH11006JB18 to CH12206KB14 4. PC38: Change PN from CH12704JB07 to CH14706KB18 5. PR139: Change PN from CS11002JB32 to CS12552FB18 6. PC141: Change PN from CH22206KB16 to CH21006JB10 7. PC40,PC41: Change PN from CH1336K1B02 to CH31006KB18 8. PR136: Change PN from CS23833F911 to CS24533F921
	6	48	2/20	3A	For 1.05V OVP issue in Vista , no stuff PC62.
	7	25	2/20	3A	Due to L6935 has improved powergood issue, no stuff PR183 and stuff PR66.
	8	48	2/15	3A	add HDMI solution per Silicon image suggestion 1. Change R233 to 650 ohm 2. Remove external RC between HDMI +/- signal. add HDMI EMI solution DIS:CXCG900U000 / EXC24CG900U; UMACXCG240U000 / EXC24CG240U
	9	35	2/23	3A	add common chock for EMI solution Quanta PN: DC09004A014
	10	35	2/25	3A	cange power jump to 0805 resistor
	11	27	2/25	3A	add filter CAP for EMI
	12	13, 37	2/25	3A	by ICH-8 GPIO-17 detect the LED keyboard connector
	13	17	2/26	3A	exchange 27SS and 27NSS / DREF_SSCLK# & DREF_SSCLK for follow CLK GEN spec. design.
	14	13	2/27	3A	ICH_RSMRST# pull down for RTC timer issue when plug in AC
	15	40, 41	2/27	3A	MUST ADD 2.2K-OHM RESISTORS TO PREVENT AMPLIFIER CLIPPING and ADD 220PF CAPACITORS TO ALLOW PROPER DYNAMIC RANGE MEASUREMENTS
	16	19	22/29	3A	Add 10k ohm on HDMI_DET to ensure Vin on test fixture input 2.4V the voltage not drop under 2V spec. definition.
	17	9	03/03	3A	Based on SR_check 1.6, UMA should pull down 75 ohm on TV_DAC pins if disable TV-out function.
	18	40	03/05	3A	Change C518, C519 from 0.033uF to 0.01uF per Dell audio update requirement.
	19	40	03/20	3A	Change net name of "AUD_HP2_L1" between R708 & C525 to "AUD_HP2_L0_R" and "AUD_HP2_R1" between R708 & C525 to "AUD_HP2_R0_R" for the original net name same as U20.15 & U20.16 will cause the HP2 no function.



**QUANTA  
COMPUTER**

Title: A00 change list

Size: Document Number GM3 Rev: 2B

Date: Monday, March 24, 2008 Sheet: 62 of 62